Applicant(s)/Patent Under Application/Control No. Reexamination 10/723,292 **BRULS, NIKOLAUS** Notice of References Cited Art Unit Examiner Page 1 of 1 2133 R. Stephen Dildine

U.S. PATENT DOCUMENTS

				U.S. PATENT DOCUMENTO			
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification		
*	A	US-2002/0053061 A1	05-2002	Kong et al.	714/795		
*	В	US-2002/0097821 A1	07-2002	Hebron et al.	375/346		
*		US-2004/0122883 A1	06-2004	Lee et al.	708/490		
*	C	US-2004/0252794 A1	12-2004	Hwang et al.	714/795		
	E	US-					
	F	US-					
	G	US-					
	Н	US-					
	ı	US-					
	J	US-					
	к	US-					
	L	US-					
	М	US-					
	FOREIGN PATENT DOCUMENTS						

FOREIGN PATENT DOCUMENTS

				KEIGHT TYTTE TO THE			
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification	
	Ν						
	0				•		
	Р						
	Q						
	R						
	S						
	Т						
	NON PATENT DOCUMENTS						

NON-PATENT DOCUMENTS

	NON-PAIENT DOCUMENTS							
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
	U	Meier, S.R.; A Viterbi decoder architecture based on parallel processing elements; A Viterbi decoder architecture based on parallel processing elements; Global Telecommunications Conference, 1990, and Exhibition. 'Communications: Connecting the Future', GLOBECOM '90., IEEE; 2-5 Dec. 1990 Pages 1323 - 1327, vol.2						
	V	Fettweis, G. et al.; High-speed parallel Viterbi decoding: algorithm and VLSI-architecture; Communications Magazine, IEEE; Volume 29, Issue 5, May 1991; Pages 46 - 55						
	w							
	х	(See MPEP § 707.05(a).)						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYYY format are publication dates. Classifications may be US or foreign.